

EXHIBIT 008

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
<p>10. Method for exchanging messages in an integrated circuit comprising a plurality of modules,</p>	<p>Without conceding that the preamble of claim 10 of the '449 Patent is limiting, Qualcomm Incorporated and Qualcomm Technologies, Inc.'s (hereinafter, "Qualcomm") Snapdragon 8+ Gen 1 Mobile Platform (together, the "Snapdragon SoC") is an integrated circuit and performs a method for exchanging messages in an integrated circuit comprising a plurality of modules, either literally or under the doctrine of equivalents.</p> <div style="text-align: center;">  <p>Snapdragon 8+ Gen 1 Mobile Platform</p> <p>New power and performance enhancements deliver the ultimate boost across all your on-device experiences.</p> <p>The Snapdragon® 8+ Gen 1 Mobile Platform is our premium-tier powerhouse. Qualcomm® Adreno™ GPU offers a 10% increase in GPU clock speeds and 30% GPU power reduction while the Qualcomm® Kryo™ CPU provides 10% better CPU performance and 30% improved power efficiency. Plus, this platform delivers additional power savings and extended performance across the board—including over 80 minutes longer video streaming and more than 50 minutes longer web browsing.</p> <p>https://www.qualcomm.com/products/application/smartphones/snapdragon-8-series-mobile-platforms/snapdragon-8-plus-gen-1-mobile-platform</p> </div>

¹ The Snapdragon SoC is charted as a representative product made used, sold, offered for sale, and/or imported by or on behalf of Qualcomm. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>The Snapdragon SoC comprises a plurality of modules, for example Qualcomm Adreno GPU; Qualcomm Kryo CPU; Qualcomm Hexagon Processor; and Platform Security Foundations, Trusted Execution Environment & Services, Secure Processing Unit (SPU):</p> <div style="display: flex; align-items: center;"> <div style="text-align: center; margin-right: 20px;">  <p>Snapdragon 8+ mobile platform Gen 1</p> </div> <div style="flex-grow: 1;"> <div style="display: flex; justify-content: space-between;"> <div style="width: 33%;"> <p>Artificial Intelligence</p> <ul style="list-style-type: none"> Qualcomm® Adreno™ GPU Qualcomm® Kryo™ CPU Qualcomm® Hexagon™ Processor • Fused AI Accelerator <ul style="list-style-type: none"> • Hexagon Tensor Accelerator • Hexagon Vector eXtensions • Hexagon Scalar Accelerator • Support for mix precision(INT8+INT16) • Support for all precisions (INT8, INT16, FP16) </div> <div style="width: 33%;"> <p>Camera</p> <ul style="list-style-type: none"> Qualcomm Spectra™ Image Signal Processor • Triple 18-bit ISPs • Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP) • Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag • Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag • Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag • Up to 200 Megapixel Photo Capture </div> <div style="width: 33%;"> <p>CPU</p> <ul style="list-style-type: none"> Kryo CPU • Up to 3.2 GHz*, with Arm Cortex-X2 technology • 64-bit Architecture </div> </div> <div style="display: flex; justify-content: space-between; margin-top: 20px;"> <div style="width: 33%;">Visual Subsystem</div> <div style="width: 33%;">Security</div> <div style="width: 33%;">Others</div> </div> <div style="display: flex; justify-content: space-between;"> <div style="width: 33%; border-top: 1px solid black; padding-top: 5px;"> <p>Adreno GPU</p> <ul style="list-style-type: none"> • Vulkan® 1.1 API support • HDR gaming (10-bit color depth, Rec. 2020 color gamut) • Physically Based Rendering • Volumetric Rendering • Adreno Frame Motion Engine • API Support: OpenGL® ES 3.2, OpenCL™ 2.0 FP, Vulkan 1.1 • Hardware-accelerated H.265 and VP9 decoder • HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision </div> <div style="width: 33%; border-top: 1px solid black; padding-top: 5px;"> <p>Platform Security Foundations, Trusted Execution Environment & Services, Secure Processing Unit (SPU)</p> <p>Trust Management Engine</p> <p>Qualcomm® wireless edge services (WES) and premium security features</p> <p>Qualcomm® 3D Sonic Sensor and Qualcomm® 3D Sonic Max (fingerprint sensor)</p> <p>Qualcomm® Type-1 Hypervisor</p> </div> <div style="width: 33%; border-top: 1px solid black; padding-top: 5px;"> <p>Rec. 2020 color gamut photo and video capture</p> <p>Up to 10-bit color depth photo and video capture</p> <p>8K HDR Video Capture + 64 MP Photo Capture</p> <p>10-bit HEIF: HEIC photo capture, HEVC video capture</p> <p>Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision</p> <p>8K HDR Video Capture @ 30 FPS</p> <p>4K Video Capture @ 120 FPS</p> <p>Slow-mo video capture at 720p @ 960 FPS</p> <p>Bokeh Engine for Video Capture</p> <p>Video super resolution</p> <p>Multi-frame Noise Reduction (MFNR)</p> <p>Locally Motion Compensated Temporal Filtering</p> <p>Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support</p> <p>AI-based face detection, auto-focus, and auto-exposure</p> </div> </div> </div> </div>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim		Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹	
<p>Wi-Fi & Bluetooth</p> <p>Qualcomm® FastConnect™ 6900 System</p> <ul style="list-style-type: none"> • Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (802.11ax), • Wi-Fi 5 (802.11ac), 802.11a/b/g/n • Wi-Fi Spectral Bands: 2.4 GHz, 5 GHz, 6 GHz • Peak speed: 3.6 Gbps • Channel Bandwidth: 20/40/80/160 MHz • 8-stream sounding (for 8x8 MU-MIMO) • MIMO Configuration: 2x2 (2-stream) • MU-MIMO (Uplink & Downlink) • 4K QAM • OFDMA (Uplink & Downlink) • 4-Stream (2x2 + 2x2) Dual Band Simultaneous (DBS) • Wi-Fi Security: WPA3-Enterprise, WPA3- Enhanced Open, WPA3 Easy Connect, WPA3-Personal <p>Integrated Bluetooth</p> <ul style="list-style-type: none"> • Bluetooth Features: Bluetooth® 5.3, LE Audio, Dual Bluetooth antennas • Bluetooth audio: Snapdragon Sound™ Technology with support for Qualcomm® aptX™ Voice, aptX Lossless, aptX Adaptive, and LE audio <p style="text-align: center;">snapdragon.com</p> <p style="font-size: small; background-color: black; color: white; padding: 5px; margin-top: 10px;"> <small>*Snapdragon 8+ Gen 1 Mobile Platform also available in 3 GHz CPU version. Maximum CPU speed will vary based on platform version. Consult OEM specifications for device CPU speed. Certain optional features available subject to Carrier and OEM selection for an additional fee. Snapdragon, Qualcomm, Qualcomm Hexagon, Qualcomm 5G PowerSave, Qualcomm Kryo, Qualcomm Smart Transmit, Qualcomm Wideband Envelope Tracking, Qualcomm AI-Enhanced Signal Boost, Qualcomm Spectra, Qualcomm Aqstic, Qualcomm 3D Sonic Sensor, Qualcomm Type-THypervisor, Qualcomm Adreno, Qualcomm Sensing Hub, Qualcomm 3D Sonic Max, Qualcomm FastConnect, Snapdragon Sound, Qualcomm aptX, Snapdragon Elite Gaming, and Qualcomm Quick Charge are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm wireless edge services are offered by Qualcomm Technologies Inc. and/or its subsidiaries. Snapdragon, Qualcomm, Hexagon, Snapdragon Elite Gaming, Adreno, FastConnect, Snapdragon Sound, Kryo, Smart Transmit, Qualcomm Spectra, Qualcomm Aqstic, Snapdragon Sight, and Quick Charge are trademarks or registered trademarks of Qualcomm Incorporated. aptX is a trademark or registered trademark of Qualcomm Technologies International, Ltd. ©2022 Qualcomm Technologies, Inc. and/or its affiliated companies. All Rights Reserved.</small> </p>	<p>Audio</p> <p>Qualcomm Aqstic™ audio codec (WCD9385)</p> <p>New Qualcomm Aqstic smart speaker amplifier (WSA8835)</p> <p>Total Harmonic Distortion + Noise (THD+N), Playback: -108dB</p> <p>Qualcomm® Audio and Voice Communication Suite</p> <p>Display</p> <p>On-Device Display Support:</p> <ul style="list-style-type: none"> • 4K @ 60 Hz • QHD+ @ 144 Hz <p>Maximum External Display Support: up to 4K @ 60 Hz</p> <ul style="list-style-type: none"> • 10-bit color depth, Rec. 2020 color gamut • HDR10 and HDR10+ <p>Demura and subpixel rendering for OLED Uniformity</p> <p>Charging</p> <p>Qualcomm® Quick Charge™ 5 Technology</p> <p>Location</p> <p>GPS, Glonass, BeiDou, Galileo, QZSS, NavIC capable</p> <p>Dual Frequency GNSS (L1/L5)</p> <p>Sensor-Assisted Positioning</p> <ul style="list-style-type: none"> • Urban pedestrian navigation with sidewalk accuracy • Global freeway lane-level vehicle navigation <p>Memory</p> <p>Support for LP-DDR5 memory up to 3200 MHz</p> <p>Memory Density: up to 16 GB</p> <p>General Specifications</p> <p>Full Suite of Snapdragon Elite Gaming™ features</p> <p>4 nm Process Technology</p> <p>USB Version 3.1; USB Type-C Support</p> <p>Part Number: SM8475</p>		

<https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/Snapdragon-8-plus-Gen-1-Product-Brief.pdf>

The Snapdragon SoC utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) to exchange messages:

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>Qualcomm</p> <p></p> <p>Arteris-developed NoC technology is the backbone of Snapdragon application processors & LTE modems, Atheros wireless connectivity SoCs, and CSR IoT products.</p> <p>LEARN MORE »</p> <p>https://web.archive.org/web/20210514110614/https://www.arteris.com/customers</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p style="text-align: center;">Certain Arteris Technology Assets Acquired</p> <p style="text-align: center;">by Kurt Shuler, on October 31, 2013</p> <p>Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP</p> <p>SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. (“Qualcomm”), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.</p> <p>“Arteris NoC technology has been and will continue to be a key enabler for creating larger and more complex chips in a shorter amount of time at a lower cost. This acquisition of our technology assets represents a validation of the value of Arteris’ Network-on-Chip interconnect IP technology.”</p> <p style="text-align: right;">ARTERIS IP</p> <p style="text-align: right;"><small>K. Charles Janac, President and CEO, Arteris</small></p> <p>As part of the acquisition transaction, Arteris retains the right to license, support and maintain the existing Arteris FlexNoC and Arteris FlexLLI product lines in order to fulfill existing and new licensing contracts. Qualcomm has agreed to make certain FlexNoC updates available to Arteris based upon an agreed upon schedule and provide certain engineering support to Arteris. Arteris has rights to make customer support-related modifications to FlexNoC. There are no changes in Arteris’ contractual obligations or operations with customers or industry partners.</p> <p style="text-align: center;"><u>https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31;</u> <u>https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team</u></p> <p>The Arteris NoC exchanges messages in the Snapdragon SoC.</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>For example, in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p>11.3.1.1 Transaction Layer</p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	
	<p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: “In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.”).</p>
the messages between the modules being	Without conceding that the preamble of claim 10 of the '449 Patent is limiting, the Arteris NoC exchanges messages between modules in the Snapdragon SoC over connections via a network, wherein said connections comprises a set of communication channels each having a set of


U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
<p>exchanged over connections via a network, wherein said connections comprises a set of communication channels each having a set of connection properties, any communication channel being independently configurable,</p>	<p>connection properties any communication channel being independently configurable, either literally or under the doctrine of equivalents.</p> <p>A large SoC, such as the Snapdragon SoC may include multiple classes of Arteris NoC interconnect network:</p> <p style="text-align: center;">Logical Interconnect Topology Development</p> <p style="text-align: center;">FLEXNOC & NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p>  <p>• ArChip16 Example: Large SoCs have multiple classes of interconnect <ul style="list-style-type: none"> – Non-coherent, Coherent, Control/Status, Observability, etc. </p> <p>• Ncore & FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility</p> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 9.</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>The Snapdragon SoC utilizes the Arteris NoC to exchange messages over connections via a network, wherein said connections comprises a set of communication channels that are independently configurable.</p> <p>For example, in the the Arteris NoC, “[a]n NTTP transaction is typically made of request packets, traveling through the request network between the master and the slave NIUs, and response packets that are exchanged between a slave NIU and a master NIU through the response network.... Transactions are handed off to the transport layer, which is responsible for delivering packets between endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are physically transported as cells across various interfaces, a cell being a basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router in the request and response path.”</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p> <p>Connections within the Arteris NoC network may be defined by a connectivity table:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p style="text-align: center;">Connectivity Map → Interconnect Connections → Layout</p>  <ul style="list-style-type: none"> • Connectivity table defines interconnect connections within the floorplan • Routes must pass through available channels in the floorplan • Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU <p style="text-align: right;">DC-Topographical</p> <div style="display: flex; justify-content: space-between; font-size: small;"> ARTERIS IP ISPD 2018, 28 March 2018 Copyright © 2018 Arteris IP 12 </div> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 12.</p> <p>In the Arteris NoC, “[t]he delivery of packets within the NoC is the responsibility of the physical layer [where the] link size, or width (i.e., number of wires), is set by the designer at design time[and] [o]ne link (represented in Figure 11.1) defines the following signals... Pres.—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2) [and] RxRdy—flow control”:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>11.3.1.3 <i>Physical Layer</i></p> <p>The delivery of packets within the NoC is the responsibility of the physical layer. Packets, which have been split by the transport layer into cells, are delivered as words that are sent along links. Within a single clock cycle, the physical layer may carry words comprising a fraction of a cell, a single cell, or multiple cells. The link size, or width (i.e., number of wires), is set by the designer at design time and determines the number of cells of one word. NTTP defines five possible link-widths: quarter (QRT), half (HLF), single (SGL), double (DBL), and quad (QUAD). A single-width (SGL) link transmits one cell per clock cycle, a double-width link transmits two cells per clock cycle, and so on. Words travel within point-to-point links, which are independent from other protocol layers: a word is sent through a transmit port, Tx, over a link to a receive port, Rx. The actual number of wires in a link depends on the</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

	<p>maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:</p> <ul style="list-style-type: none"> • Data—Data word of the width specified at design-time. • Frm—When asserted high, indicates that a packet is being transmitted. • Head—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only. • TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only. • Pres.—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple priority levels within the same NoC instance (bits 3–5 in Figure 11.2). • Vld—Data valid: when asserted high, indicates that a word is being transmitted. • RxRdy—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy. <p>This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.</p>
--	---

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p><i>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313-314.</i></p> <p>The Snapdragon SoC utilizes the Arteris NoC's connections that comprise a set of communication channels each having a set of connection properties, any communication channel being independently configurable.</p> <p>For example, as noted above, in the Arteris NoC, “[o]ne link (represented in Figure 11.1) defines the following signals... Pres. – Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service) [and] RxRdy – flow control.”</p> <p>In the Arteris NoC implements Quality of Service (QoS) to “provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”:</p> <p>Quality of Service (QoS). The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
 "Apparatus and method for communicating in an integrated circuit"

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<ul style="list-style-type: none"> • Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency. • Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class. • Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth. • Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>* Note that in the NTTP packet, the pressure field allows more than one bit, resulting in multiple levels of preferred traffic.</p> <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 315-316.</p> <p>As a further illustration, the Arteris NoC “addresses … varied QoS needs in many ways,” including “Dynamic Packet Priorities” and “Dynamic Pressure Propagation”:</p> <h2 style="text-align: center;">Arbitration: Dynamic Packet Priorities & Dynamic Pressure Propagation</h2> <p>Arteris Network on Chip technology addresses these varied QoS needs in many ways: First, the interconnect assigns priorities to transactions to ensure they arrive at the target in the proper order to meet system requirements. Priority levels can be attached to individual packets or to all transactions pending on a socket. The interconnect can also assign Dynamic Packet Priorities at runtime.</p> <p>Second, the interconnect can sense when high priority packets may be blocked or slowed due to downstream traffic congestion and can then clear a path for these high priority packets. This technology, called Dynamic Pressure Propagation, is analogous to a fire truck racing down city streets: All traffic pulls to the side of the road to let the fire truck through.</p> <p>https://www.arteris.com/end-to-end-quality-of-service-qos</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>As a further illustration, “QoS information may be generated from within the [Arteris] NoC interconnect using Arteris’ QoS Generator”:</p> <h2 data-bbox="523 421 1486 486">Bandwidth Limiters and Rate Regulators</h2> <p>Many times architects will want to implement QoS within their SoC but the QoS prioritization data is not available from the individual IP blocks. In this case, QoS information may be generated from within the NoC interconnect using Arteris’ QoS Generator. The QoS Generator can instantiate sophisticated, and software programmable, means to regulate interconnect QoS, including:</p> <ul style="list-style-type: none"> <li data-bbox="578 845 1649 975">➤ Bandwidth Limiters – Bandwidth limiters cause a socket to stop accepting requests when a run-time programmable throughput threshold has been exceeded. <li data-bbox="578 985 1712 1165">➤ Rate Regulators – Rate regulators cause a socket’s transactions to be demoted when a bandwidth threshold is reached. This can be considered a smoother version of the bandwidth limiter because transactions are only demoted instead of stalled. <p data-bbox="502 1192 1368 1225">https://www.arteris.com/end-to-end-quality-of-service-qos</p> <p>As a further illustration, the Arteris NoC uses “a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.” For other traffic, the “[b]est effort traffic can be left untouched[,]” “[l]atency sensitive traffic may have its</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>urgency modulated as a function of the transaction[,]” “[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]” and “[o]n the real-time modem data port, the hurry is fixed at a critical level”:</p> <p>Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.</p> <p>In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.</p> <p>See Application driven network-on-chip architecture exploration & refinement for a complex SoC, https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf, at pg.16.</p> <p>For the other traffic, “the configuration can be done in architecture”:</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<ul style="list-style-type: none"> ● Best effort traffic can be left untouched. ● Latency sensitive traffic may have its urgency modulated as a function of the transaction: <i>Normal</i> for writes and <i>important</i> for reads. ● Soft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives: <i>Critical</i> until a specified bandwidth is obtained on a sliding 4 microsecond window, and <i>normal</i> thereafter. These settings are set through configuration registers and may be modified while the interconnect is running. The mechanism is called a bandwidth regulator. ● On the real-time modem data port, the hurry is fixed at a critical level. <p><i>Id.</i> at 18.</p> <p>As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes may be mapped onto the Arteris interconnect topology:</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹																																							
	<p>Memory NoC: Interconnect Topology – Traffic Classes</p> <p>Classify your IP connections per class of traffic:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>Best Effort (BE)</td> <td>Image system</td> </tr> <tr> <td>Low Latency (LL)</td> <td>SRAM</td> </tr> <tr> <td>High Bandwidth (HB)</td> <td>Main/Coherency</td> </tr> </table> <div style="border: 1px solid black; padding: 10px; margin-top: 20px;"> <p>Column</p> <input style="width: 150px; height: 25px; border: 1px solid #ccc; border-radius: 5px; margin-bottom: 5px;" type="text"/> <p>Row</p> <input style="width: 150px; height: 25px; border: 1px solid #ccc; border-radius: 5px; margin-bottom: 5px;" type="text"/> <p>Modifications</p> <p style="margin-bottom: 5px;">Defer <input style="border: 1px solid #ccc; border-radius: 5px; width: 40px; height: 25px;" type="button" value="Clr"/></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">CSI/I/O</td> <td style="width: 15%; text-align: center;">BE</td> </tr> <tr> <td style="width: 15%;">DSI/I/O</td> <td style="width: 15%; text-align: center;">BE</td> </tr> <tr> <td style="width: 15%;">FromCohNoCMem/I/O</td> <td style="width: 15%; text-align: center;">LL</td> <td style="width: 15%; text-align: center;">HB</td> <td style="width: 15%; text-align: center;">✓</td> </tr> <tr> <td style="width: 15%;">FromMainNoC/I/O</td> <td style="width: 15%; text-align: center;">LL</td> <td style="width: 15%; text-align: center;">HB</td> <td style="width: 15%; text-align: center;">✓</td> </tr> <tr> <td style="width: 15%;">ISP/I/O</td> <td style="width: 15%; text-align: center;">BE</td> </tr> </table> </div>	Best Effort (BE)	Image system	Low Latency (LL)	SRAM	High Bandwidth (HB)	Main/Coherency	CSI/I/O	BE	BE	BE	BE	DSI/I/O	BE	BE	BE	BE	FromCohNoCMem/I/O	LL	HB	HB	HB	HB	✓	FromMainNoC/I/O	LL	HB	HB	HB	HB	HB	✓	ISP/I/O	BE						
Best Effort (BE)	Image system																																							
Low Latency (LL)	SRAM																																							
High Bandwidth (HB)	Main/Coherency																																							
CSI/I/O	BE	BE	BE	BE																																				
DSI/I/O	BE	BE	BE	BE																																				
FromCohNoCMem/I/O	LL	HB	HB	HB	HB	✓																																		
FromMainNoC/I/O	LL	HB	HB	HB	HB	HB	✓																																	
ISP/I/O	BE	BE	BE	BE	BE	BE	BE																																	

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>Memory NoC: Traffic classes are mapped onto logical interconnect topology</p>  <p>Memory Controller Interface:</p> <ul style="list-style-type: none"> Column: Row, Clr Row: Row, Clr Modifications: Defer, Clr CSI/I/O: BE, BE, BE, BE DSI/I/O: BE, BE, BE, BE FromCohNoCMem/I/O: LL, HB, HB, HB, HB, checked FromMainNoC/I/O: LL, HB, HB, HB, HB, checked ISP/I/O: BE, BE, BE, BE <p>Logical Interconnect Topology:</p> <p>The diagram shows a complex network of switches and links. It includes regions like Main, Coherency, and AlwaysOn, each with its own memory and interface blocks. Traffic classes (BE, LL, HB) are mapped onto specific links and switches, illustrating the mapping from traffic classes to the logical interconnect topology.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p style="text-align: center;">Memory Access Traffic Classes</p>  <ul style="list-style-type: none"> • Cache Coherent (CC) within Compute Cluster • Low Latency (LL) to SRAM • High Bandwidth (HB) to DRAM & Cache Fill • Best Effort (BE) for Peripherals & DMA • QoS for Video • Multiple functional NoCs interacting • Physically Constrained <p style="text-align: center;">ARTERIS IP</p> <p style="text-align: center;">ISPD 2018, 28 March 2018</p> <p style="text-align: right;">Copyright © 2018 Arteris IP 11</p> <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slides 11, 13, 16.</p> <p>As a further illustration, in the Arteris NoC, “QoS is supported in the switch using pressure information generated by the IP itself and embedded in NTTP packets” and “[s]ome features [of the switch] can be software-controlled at runtime through the service network”:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>11.3.3.1 <i>Switching</i></p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> 1. Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port. 2. Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch. 3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion. 4. Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports. <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”


'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
 <p>The diagram illustrates the Router Architecture of the Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip. It shows the flow of data and control signals through various components:</p> <ul style="list-style-type: none"> Input Controller: Receives data from the Rx Port and sends Target Address and Output Number to the Route Table. Input Pipe: A pipeline stage that buffers data from the Input Controller. Input Shifter: Shifts the data path based on the output number. Arbiter: Handles Output Requests from multiple input pipes and manages connections to the crossbars. Crossbar (Data): A switch that connects the input data to the output controller based on the target address. Crossbar (Flow control): A switch that manages flow control between the input and output controllers. Output Controller: Buffers data for the Tx Port. Configuration Supervision Registers: Provides configuration and supervision for the router. Service Bus: A bus for communication between the router and other parts of the system. Legend: <ul style="list-style-type: none"> Buffering: Indicated by a vertical bar. Pipeline stage: Indicated by a vertical bar with a horizontal line through it. 	

FIGURE 11.6

Packet transportation unit: Router architecture.

See Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 319-320.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>As a further illustration, the “Pres.” signal in the NTTP packet “[i]ndicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).”</p> <div style="text-align: center; margin-top: 20px;"> </div> <p>FIGURE 11.2 NTTP packet structure.</p> <p><i>See id.</i> at 313, 314.</p> <p>As a further illustration, in the Arteris NoC, “the routing tables actually used in the switch are parameterizable for each input port of the switch. It is thus possible to use different routing tables for each switch input. Routing tables can optionally be programmed via the service network interface; in this case, their configuration registers appear in the switch register address map.”</p> <p><i>See id.</i> at 322.</p>


U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
<p>wherein said connection through the network supports transactions comprising at least one of outgoing messages from the first module to the second module and return messages from the second module to the first module</p>	<p>Without conceding that the preamble of claim 10 of the '449 Patent is limiting, the Arteris NoC in the Snapdragon SoC has connections through the network that support transactions comprising at least one of outgoing messages from the first module to the second module and return messages from the second module to the first module, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Snapdragon SoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p style="text-align: center;">11.3.1.1 <i>Transaction Layer</i></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p>
and further comprising the steps of: the first module issuing a request	In the Arteris NoC in the Snapdragon SoC, the first module issues a request for a connection with the second module to a communication manager, wherein the request comprises desired connection properties associated with the sets of communication channels, either literally or under the doctrine of equivalents.


U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
<p>for a connection with the second module to a communication manager, wherein the request comprises desired connection properties associated with the sets of communication channels;</p>	<p>The first module of the Snapdragon SoC utilizes the Arteris NoC to issue a request for a connection with the second module to a communication manager.</p> <p>For example, in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p style="text-align: center;">11.3.1.1 <i>Transaction Layer</i></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p> <p>The request issued by first module of the Snapdragon SoC comprises desired connection properties associated with the sets of communication channels.</p> <p>For example, in the Arteris NoC, “[t]he delivery of packets within the NoC is the responsibility of the physical layer [where the] link size, or width (i.e., number of wires), is set by the designer at design time[and] [o]ne link (represented in Figure 11.1) defines the following signals... Pres. –</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2) [and] RxRdy – flow control”:</p> <p>11.3.1.3 Physical Layer</p> <p>The delivery of packets within the NoC is the responsibility of the physical layer. Packets, which have been split by the transport layer into cells, are delivered as words that are sent along links. Within a single clock cycle, the physical layer may carry words comprising a fraction of a cell, a single cell, or multiple cells. The link size, or width (i.e., number of wires), is set by the designer at design time and determines the number of cells of one word. NTTP defines five possible link-widths: quarter (QRT), half (HLF), single (SGL), double (DBL), and quad (QUAD). A single-width (SGL) link transmits one cell per clock cycle, a double-width link transmits two cells per clock cycle, and so on. Words travel within point-to-point links, which are independent from other protocol layers: a word is sent through a transmit port, Tx, over a link to a receive port, Rx. The actual number of wires in a link depends on the</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

	<p>maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:</p> <ul style="list-style-type: none">• Data—Data word of the width specified at design-time.• Frm—When asserted high, indicates that a packet is being transmitted.• Head—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.• TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.• Pres.—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).• Vld—Data valid: when asserted high, indicates that a word is being transmitted.• RxRdy—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy. <p>This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.</p>
--	---

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p><i>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313-314.</i></p> <p>As a further example, in the Arteris NoC, “QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed” and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p>Quality of Service (QoS). The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
 "Apparatus and method for communicating in an integrated circuit"

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<ul style="list-style-type: none"> • Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency. • Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class. • Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth. • Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹																																																																																																		
	<p>* Note that in the NTTP packet, the pressure field allows more than one bit, resulting in multiple levels of preferred traffic.</p> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;"></td> <td style="width: 15%; text-align: right;">35</td> <td style="width: 15%; text-align: right;">29 28</td> <td style="width: 15%; text-align: right;">25 24</td> <td style="width: 15%; text-align: right;">15 14</td> <td style="width: 15%; text-align: right;">5 4 3</td> <td style="width: 15%; text-align: right;">0</td> </tr> <tr> <td style="text-align: right;">Header</td> <td>Info</td> <td>Len</td> <td>Master Address</td> <td>Slave Address</td> <td>Prs</td> <td>Opcode</td> </tr> <tr> <td style="text-align: right;">Necker</td> <td>Tag</td> <td>Err</td> <td></td> <td>Slave offset</td> <td></td> <td></td> </tr> <tr> <td style="text-align: right;">Data</td> <td>BE</td> <td>BE</td> <td>Data Byte</td> <td>BE</td> <td>Data Byte</td> <td>BE</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td>StartOfs</td> <td>StopOfs</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: right;">Data</td> <td>BE</td> <td>Data Byte</td> <td>BE</td> <td>Data Byte</td> <td>BE</td> <td>Data Byte</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: right;">Header</td> <td>32 31 30</td> <td>27 26</td> <td>20 19</td> <td>14 13</td> <td>5 4 3</td> <td>0</td> </tr> <tr> <td style="text-align: right;">Data</td> <td>Rsv</td> <td>Len</td> <td>Info</td> <td>Tag</td> <td>Master Address</td> <td>Prs</td> </tr> <tr> <td></td> <td>CE</td> <td></td> <td></td> <td>Data</td> <td></td> <td>Opcode</td> </tr> <tr> <td style="text-align: right;">Data</td> <td>CE</td> <td></td> <td></td> <td>Data</td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p>FIGURE 11.2 NTTP packet structure.</p> <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313, 315-316.</p> <p>As a further example, in the Arteris NoC, “QoS is supported in the switch using pressure information generated by the IP itself and embedded in NTTP packets” and the router architecture includes blocks such as “Input Controller,” “Flow Control,” “Crossbar (Flow control)” “Route Table” and “Arbiter”:</p>		35	29 28	25 24	15 14	5 4 3	0	Header	Info	Len	Master Address	Slave Address	Prs	Opcode	Necker	Tag	Err		Slave offset			Data	BE	BE	Data Byte	BE	Data Byte	BE						StartOfs	StopOfs								Data	BE	Data Byte	BE	Data Byte	BE	Data Byte															Header	32 31 30	27 26	20 19	14 13	5 4 3	0	Data	Rsv	Len	Info	Tag	Master Address	Prs		CE			Data		Opcode	Data	CE			Data									
	35	29 28	25 24	15 14	5 4 3	0																																																																																													
Header	Info	Len	Master Address	Slave Address	Prs	Opcode																																																																																													
Necker	Tag	Err		Slave offset																																																																																															
Data	BE	BE	Data Byte	BE	Data Byte	BE																																																																																													
					StartOfs	StopOfs																																																																																													
Data	BE	Data Byte	BE	Data Byte	BE	Data Byte																																																																																													
Header	32 31 30	27 26	20 19	14 13	5 4 3	0																																																																																													
Data	Rsv	Len	Info	Tag	Master Address	Prs																																																																																													
	CE			Data		Opcode																																																																																													
Data	CE			Data																																																																																															

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p><i>11.3.3.1 Switching</i></p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> 1. Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port. 2. Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch. 3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion. 4. Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports. <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p style="text-align: center;">Router Architecture</p> <p>The diagram illustrates the Router Architecture of the Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip. The architecture is organized into several functional blocks:</p> <ul style="list-style-type: none"> Input Path: Data enters via the Rx Port and passes through the Input Controller, Input Pipe, and Input Shifter. Control Path: The Input Controller receives the Target Output Address and Output Number from the Route Table. It also receives an Output Request from the Arbiter. Arbiter: The Arbiter manages the Output Request and provides control signals to the Input Shifter and the Crossbar (Data). Crossbar (Data): This block contains two sets of switches (X) for routing data between the input and output paths. It receives data from the Input Shifter and routes it to the Output Controller. Output Path: The Output Controller routes data to the Tx Port. Control and Management: The Crossbar (Flow control) manages the flow of data between the Crossbar (Data) and the Output Controller. It is connected to the Arbiter and the Service Bus. The Service Bus also connects to the Configuration Supervision Registers. Buffering and Pipeline stages: Gray bars representing buffering and pipeline stages are shown at various points in the data path, including between the Input Controller and Input Pipe, and between the Output Controller and Tx Port.

FIGURE 11.6

Packet transportation unit: Router architecture.

See Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 319-320.


U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
<p>the communication manager forwarding the request to a resource manager; the resource manager determining whether a target connection with the desired connection properties is available;</p>	<p>In the Arteris NoC in the Snapdragon SoC, the communication manager forwards the request to a resource manager and the resource manager determines whether a target connection with the desired connection properties is available, either literally or under the doctrine of equivalents. For example, in the Arteris NoC used by Snapdragon SoC, “QoS is supported in the switch” which “choos[es] the route” using a “routing table”; “arbitrat[es]”; and “switch[es]” and the router architecture includes blocks such as “Input Controller,” “Flow Control,” “Crossbar (Flow control)” “Route Table” and “Arbiter”:</p> <p>11.3.3.1 <i>Switching</i></p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> 1. Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port. 2. Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch. 3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion. 4. Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports. <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
 <p>Router Architecture</p> <p>The diagram illustrates the Router Architecture within a System-on-Chip. It consists of the following components and their connections:</p> <ul style="list-style-type: none"> Input Controller: Receives data from the Rx Port and sends Target Address and Output Number to the Route Table. It also receives Output Request from the Arbiter and sends Flow Control signals to the Crossbar (Data) and Crossbar (Flow control). Route Table: Provides the Target Address and Output Number to the Input Controller. Input Pipe: A pipeline stage that receives data from the Input Controller and sends it to the Input Shifter. Input Shifter: Shifts the data path to the Crossbar (Data). Crossbar (Data): A switch that routes data from the Input Shifter to the Output Controller. It receives Flow Control signals from the Input Controller and Output Controller. Output Controller: Sends data to the Tx Port and receives Flow Control signals from the Crossbar (Data). Arbiter: Handles Output Request from the Input Controller and Connection Control signals from the Crossbar (Flow control). Crossbar (Flow control): A switch that routes Connection Control signals between the Input Controller and Output Controller. Configuration Supervision Registers: A block connected to the Service Bus. Service Bus: A bus that connects the Configuration Supervision Registers to the Arbiter and Crossbar (Flow control). Legend: <ul style="list-style-type: none"> Buffering: Indicated by a vertical bar. Pipeline stage: Indicated by a vertical bar with a horizontal line through it. 	<p>FIGURE 11.6 Packet transportation unit: Router architecture.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 319-320.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>As a further illustration, in the Arteris NoC, “the pressure information used to define the preferred traffic class (QoS) of the requesting inputs... [t]he pressure information is given top priority by the switch arbiter” and “the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input.”</p> <p><i>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 321, 322.</i></p>
the resource manager responding with the availability of the target connection to the communication manager; and	<p>In the Arteris NoC in the Snapdragon SoC, the resource manager responds with the availability of the target connection to the communication manager, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Snapdragon SoC, “the pressure information used to define the preferred traffic class (QoS) of the requesting inputs... [t]he pressure information is given top priority by the switch arbiter” and “the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input.”</p> <p><i>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 321, 322.</i></p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>As a further illustration, in the Arteris NoC, “[t]he arbiter ensures that the connection matrix (a row per input and a column per output) contains at most one connection per column, that is, a given output is not fed by two inputs at the same time. The dual guarantee – at most one connection per row – is handled by the input controller. Each output has an arbiter that includes prefiltering. For maximum flexibility, each port can specify its own arbiter from the list of available arbiters (random, round robin, LRU, FIFO, or fixed priority).”</p> <p><i>Id.</i> at 322-323.</p>
the target connection between the first and second module being established based on the available properties of said communication channels of said connection.	<p>In the Arteris NoC in the Snapdragon SoC, the target connection between the first and second module is established based on the available properties of said communication channels of said connection, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC used by the Snapdragon SoC, “QoS is supported in the switch” which “choos[es] the route” using a “routing table”; “arbitrat[es]”; and “switch[es]”:</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>11.3.3.1 <i>Switching</i></p> <p>The switching is done by accepting NTTP packets carried by input ports and forwarding each packet transparently to a specific output port. The switch is characterized with a fully synchronous operation and can be implemented as a full crossbar (up to one data word transfer per port and per cycle), although there is an automatic removal of hardware corresponding to unused input/output port connections (port depletion). The switch uses wormhole routing, for reduced latency, and can provide full throughput arbitration; that is, up to one routing decision per input port and per cycle. An arbitrary number of switches can be connected in cascade, supporting any loopless network topology. The QoS is supported in the switch using the pressure information generated by the IP itself and embedded in NTTP packets.</p> <p>A switch can be configured to meet specific application requirements by setting the MINI-ports (Rx or Tx ports, as defined by the MINI interface introduced earlier) attributes, routing tables, arbitration mode, and pipelining strategy. Some of the features can be software-controlled at runtime through</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>the service network. There is one routing table per Rx port and one arbiter per Tx port. Packet switching consists of the following four stages:</p> <ol style="list-style-type: none"> 1. Choosing the route—Using relevant information extracted from the packet, the routing table selects a target output port. 2. Arbitrating—Because more than a single input port can request a given output port at a given time, an arbiter selects one requesting input port per output port. The arbiter maintains input/output connection until the packet completes its transit in the switch. 3. Switching—Once routing and arbitration decisions have been made, the switch transports each word of the packet from its input port to its output port. The switch implementation employs a full crossbar, ensuring that the switch does not contribute to congestion. 4. Arbiter release—Once the last word of a packet has been pipelined into the crossbar, the arbiter releases the output, making it available for other packets that may be waiting at other input ports. <p>The simplified block diagram of the switch architecture is shown in Figure 11.6.</p>

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”


'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
 <p>Router Architecture</p> <p>The diagram illustrates the Router Architecture within a Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip. The architecture is organized into several functional blocks:</p> <ul style="list-style-type: none"> Input Controller: Receives data from the Rx Port and sends Target Address and Output Number to the Route Table. Input Pipe: A pipeline stage that buffers data from the Input Controller. Input Shifter: A component that shifts data from the Input Pipe to the Crossbar (Data). Arbiter: Manages Output Requests from the Input Controller and Connection Control from the Crossbars. Crossbar (Data): A switch that routes data from the Input Shifter to the Output Controller. Crossbar (Flow control): A switch that routes Connection Control from the Arbiter to the Output Controller. Output Controller: A component that buffers data from the Crossbar (Data) and sends it to the Tx Port. Configuration Supervision Registers: A block connected to the Router Architecture. Service Bus: A bus interface connected to the Router Architecture. Legend: <ul style="list-style-type: none"> Buffering: Indicated by a vertical line with a buffer icon. Pipeline stage: Indicated by a vertical line with a pipeline stage icon. 	

FIGURE 11.6

Packet transportation unit: Router architecture.

See Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 319-320.

U.S. Patent No. 7,373,449 (Radulescu and Goossens)
“Apparatus and method for communicating in an integrated circuit”

'449 Patent Claim	Qualcomm Snapdragon 8+ Gen 1 Mobile Platform System on Chip ¹
	<p>In the Arteris NoC, “the pressure information used to define the preferred traffic class (QoS) of the requesting inputs... [t]he pressure information is given top priority by the switch arbiter” and “the input controller extracts pertinent data from packet headers, forwards it to the routing table, fetches back the target output number, and then sends a request to the arbiter. After arbitration is granted, the input controller transmits the rest of the packet to the crossbar. The request to the arbiter is sustained as long as the last word of the packet has not been transferred. Upon transferring the last cell of the packet, the arbiter is allowed to select a new input.”</p> <p><i>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 321, 322.</i></p> <p>As a further illustration, in the Arteris NoC, “[t]he arbiter ensures that the connection matrix (a row per input and a column per output) contains at most one connection per column, that is, a given output is not fed by two inputs at the same time. The dual guarantee – at most one connection per row – is handled by the input controller. Each output has an arbiter that includes prefiltering. For maximum flexibility, each port can specify its own arbiter from the list of available arbiters (random, round robin, LRU, FIFO, or fixed priority).”</p> <p><i>Id.</i> at 322-323.</p> <p>As a further illustration, in the Arteris NoC, “[t]he crossbar implements datapath connection between inputs and outputs. It uses the connection matrix produced by the arbiter to determine which connections must be established. It is equivalent to a set of m muxes (one per output port), each having n inputs (one per input port).”</p> <p><i>Id.</i> at 323.</p>